

**ENGINEERING
NOTEBOOK**






VISITOR

NAME JOSEPH DECUIR

DATE 27 MAY 81

 A Warner Communications Company

ENGINEERING NOTEBOOK

This book is the property of Atari, Inc., but may remain in your possession until termination of your employment with the company, or until this notebook is completed, whichever comes first. At that time you must surrender this book to the Engineering Manager of your appropriate company Division for permanent filing.

INSTRUCTIONS

1. All engineering notes, sketches, schematics, etc., are to be recorded in this book. *Glue* any inserts into the book, do not use tape.
2. Complete each sheet in its entirety, but start a new sheet on every new day that you wish to record information.
3. Date and sign each log sheet.
4. All log sheets containing information that might have particular significance must be signed and dated by one witness who reads the sheet and understands its contents.

NOTE: If there are co-inventors, both should sign in the area marked *WRITER*, and a third party is required to sign as witness.

5. UNDER NO CIRCUMSTANCES MAY ANY PAGE BE REMOVED FROM THIS BOOK.
6. When copies are required, the entire book is to be submitted to the duplicating room, where the specified pages will be reproduced.
7. Under no circumstances may this book be duplicated for personal reasons or removed from the company premises, except by authority of the Engineering Manager.
8. If changes to a page are made, initial and date the changes.

TIPS ON HOW TO USE THIS BOOK:

1. Use black ink. Do not use blue ink or pencil; it is difficult to reproduce.
2. Do not try to erase. If revisions or changes are necessary, cross out and rewrite. See item 8 of instructions.
3. Clarity is essential but precision drawings are not required; therefore, free-hand sketches are acceptable.

Book No. ⁷⁶⁰⁷⁸ _____ Assigned to Joe Decuir _____



GAME OR PROJECT
COURRY / ANTC.

BEGINNING THIS 2ND ATARI 1600 ENGINEERING
 NOTEBOOK. 6 JANUARY 1978

THE NEXT YEAR IS FOCUSED ON THE DESIGN
 OF THE ANTC CHIP,

AT THIS POINT, MOST OF THE FUNCTIONS OF
 ANTC HAVE BEEN SPECIFIED, AND A BLOCK
 DIAGRAM CREATED. DESIGN REVIEWS OF
 THE 3 CHIPS AND SYSTEM WERE HELD ON
21 DEC 77

JAY MINER IS THE OVERALL CHIEF ENGINEER.
 I WILL ASSUME RESPONSIBILITY FOR ANTC,
 AND GET HELP IN LOGIC DESIGN FROM
 FRANCOIS MICHEL.

GEORGE McLOD WILL FOCUS ON THE 2ND
 GENERATION TIA, WHICH HANDLES 8 MOVING
 OBJECTS, COLLISIONS, AND VIDEO GENERATION.

DOUG NEUBAUER WILL FOCUS ON THE JKEY,
 WHICH HANDLES: POT SCAN, KEYBOARD SCAN,
 SERIAL PORT, AND AUDIO.

SCOTT SHIRMAN WILL FOCUS ON THE ~~CHIP~~
 WHOLE DIGITAL SYSTEM, INCLUDING THE
 MPU, 3 CUSTOM LSIS, PIA, RAMS, ROMS
 BUFFERS, DECODING, INTERCONNECT. ETC...

AL MILLER WILL JOIN US AS APPLICATIONS
 PROGRAMMER AND ALL AROUND HARDWARE/
 SOFTWARE TYPE. - MAYBE RAM SELECTION,
 AND ~~DESIGN~~ DETAILED DESIGN OF SERIAL ~~PORT~~
 COMMUNICATIONS PROTOCOL

HOWARD BORNSTEIN IS THE FIRST MAN
 TO WORK ON THE SYSTEM MONITOR/
 RESIDENT FIRMWARE.

GAME OR PROJECT

ANTIC.

SUMMARY TO DATE.

ANTIC IS A STATIC GRAPHICS GENERATOR, PROGRAMMED
DMA ~~IS~~ CHANNEL FROM MEMORY TO THE
SCREEN.

FUNCTIONAL BLOCKS INCLUDE:

CLOCK GENERATOR

HSYNC ~~AND~~ VSYNC ~~TIMER~~ AND

VSYNC

ADDRESS DECODE

DMA INSTRUCTION REGISTER

DMA INSTRUCTION DECODE LOGIC

INTERLUPT LOGIC

ADDRESS GENERATORS = DISPLAY LIST
OBJECTS
~~MEMORY SLAT~~
CHARACTERS
REFRESH

SCROLLING LOGIC.

DISPLAY BUFFER RAM 48x8

RAM ADDRESS CONTROL

GRAPHICS ~~SEPARATE~~ / PA SR.

VIDEO ENCODING PLA

DRIVERS TO TIA

DATA BUS TRANSCEIVERS.

~~DMA~~ ~~REGISTER~~ BUS CONTROL LOGIC



GAME OR PROJECT COLLEEN / CANDY	DEFINITION MEETING
------------------------------------	-----------------------

AL, JOHN FULS
 JAY, JOHN JURICH,
 JOE, HOWARD
 WADE, NILS, SCOTT

NILS THINKS HE CAN USE 4K MIX DYNAMICS,
 4027

4K 18 PIN NONMIX DYNAMIC (4050) NEEDS 120 CLOCK
 4K 22 PIN NONMIX DYNAMIC (2107) INVERTED DATA I/O,
 4K 18 PIN SYMTC 4044 - EXPANSION, RATS POWER

TOP WANTS DECISION MADE SO WE CAN DICKER
 PRICES

~~COLLEEN~~ ADD 'CHEAP' AUDIO CASSETTE
 INTERFACE TO CANDY AND COLLEEN.
 INCLUDING MOTOR ON/OFF

	COLLEEN:	CANDY:
DIFFERENCES.	CHIP SET	CHIP SET
	4K RAM	4K RAM
→	2 CARTRIDGES	1 CARTRIDGE
	3 PANEL SWITCHES	3 PANEL SWITCHES
→	BUILT IN KYPD	PLUGIN KYPD ON PORT 3.4
	4 JOYSTICK PORTS	4 JOYSTICK PORTS,
	AUDIO CASSETTE I/O	AUDIO CASSETTE I/O
→	SERIAL PORT	NO SERIAL PORT.
→	BUS EXPANSION	NO BUS EXPANSION.

GAME OR PROJECT

MENTING w/ GROSS VALUE CASSETTES / DISKS

 LARRY HUMMONS
 STEVE WATSON
 GENE WISE
 BOB MILNER

 JOHN ELLS
 WADE
 NILES
 DAVE ESTES
 RICH PAP.

 JAY
 SCOTT
 JOE
 HOWARD

 JOHN'S LOOKING FOR
 CHEAP AUDIO CASSETTE, PAUSE CONTROL
 STEREO? FM DORSET
 < 20 IN BOOK

~~PRESENTATION~~ PRESENTATION ABOUT PROBLEMS
 ON CASSETTES BY LARRY HUMMONS

2 TRACK VS 4 TRACK HEAD PROBLEMS

→ TRACK WIDTH,

~~GAP~~ GAP WIDTH VS FREQUENCY RESPONSE

DISCUSSION BETWEEN

 FREQUENCY MULTIPLEXING DIGITAL AND
 ANALOG -

 OR SEPERATE TRACKS FOR
 DIGITAL AND AUDIO

USE A SMART CASSETTE LATER.

 NILES AUDIO CASSETTE IS AN FM TYPE
 RECEIVER/TRANSMITTER, CAN TOLERATE
 TO -50db ATTENUATION ~~TO~~ ^{AND STILL} RECOVER DATA

 CAN THEY USE THE AUDIO CASSETTE
 I/O AS A SIMPLE MODEM, TOO?



GAME OR PROJECT
JAME AS P4.

fully asleep

How DO we DESIGN THE SYSTEM
TO PROTECT OUR SOFTWARE?

CHEAP BUILT IN AUDIO 1 PROBLEM MANUAL CONTROL

SMART SERIAL PORT CASSETTE 2ND PROBLEM AUTOMATIC CONTROL.

LONG TERM - FLOPPIES AND PRINTERS,

SLOW FLOPPY V1.5

35 RPM,
MECHANICAL HEAD MOVING INDEX MECHANISM,
18 TRACKS 270° RISE ON CAM
(THAT'D USE 10) 90° FALLOFF
CASSETTE HEAD

\$13 FOR PARTS.

BAUD RATE ~ 1.5 TO 2X CASSETTE
4-6 KBAUD.

40-80 mil track SPACING

WHAT IS HEAD STANDING TOLERANCE.

WHICH THINKS THAT MAY PREPARATIONS SHOULD
BE TOO THICK

STD OUT HARD
ONE DESIGN LAYER
CASSETTES, PRINTERS + DISKS.


6



ENGINEERING LOG SHEET

GAME OR PROJECT

CONVERT.



RON'S PRINTER.

SCUM MECHANISM	50
+ VICTOR PRINT HEAD.	35
OTHER PARTS	<u>?</u>

WRITER JOE DEANE


DATE 13 JAN

WITNESS

DATE

GAME OR PROJECT

COURTNEY / CANDY MEETING 3/24/78.



CANDY. ALL GAME PLAYER CARTRIDGES COMPATIBLE w/ COURTNEY.

JOHN VORWER
AL, WADE, JOHN ELLIS, JAY WILNER, SCOTT SHEPHERD
JOHN HAYASHI, DAVE ESTES, HOWARD BERNSTEIN
NILES STROHL, LARRY BURNING, JOE DECUR,

① - POINTS DISCUSSED: → CANDY KEYBOARD ON SEPERATE CONNECTOR OR COMMON W/IN FRAME

② → CANDY PERIPHERALS
CONSISTS IS YES { CHEAP KEYBOARD
CHEAP CASSETTE
MODUM? → ACOUSTIC COUPLER.

↓ POWER - 2 TIMERS RUNNING BARD RATE
2 TIMERS GENERATING MODUM TONES

CASSETTE DEMODULATOR IN MAIN FRAME.

③ → HOW MANY CHIPS CAN GO INTO CANDY CARTRIDGES.

CANDY COURTNEY CARTRIDGES MIGHT BE DIFFERENT SIZES

f 24 P.I.N PACKAGES. (32K PINS)

GAME OR PROJECT

COURSON ETC.

ELIZABETH

④ BUILT IN CRT COLOR MONITOR

223 + COLOR MONITOR 150

↓
\$273 COST FOR ELIZABETH.

COURSON \$127

SEPERATE CABINET
FOR MONITOR.

12"-13" SLOT MASK,

⑤ WHAT HAPPENS TO BUS
EXPANSION BOX.MAY ~~BE~~ BRING BUS TO

KNOCK OUT CONNECTOR.

SEW FLOPPIES -
ONCE ON SERIAL PORT.

⑥ NO BLACK & WHITE SWITCH.

⑦ PUT ALL CONNECTORS
TOGETHER?!⑧ POSSIBLE FUTURE
REMOTE CONTROLLER.



GAME OR PROJECT
COURT, ETC.

9 CONTROLLERS

4 PLAYER CONTROLS

? AUDIO OUT

AC.

? VIDEO OUT NTSC. ZSR

RF OUT.

10

KEYBOARD - CURSOR CONTROL.

KEYBOARD UP TO \$19!!

11

DESIGNING ~~FOR~~ FY PPT

12

LIGHT PEN. / STILL MAYBE

13

JOY STICK

CASSETTES

SLOW FLOPPY
PRINTER

MODERN?

AC CONTROLLER ????
0000

ACOUSE

14

SERIAL PORT.

15

PRINTERS

GAME OR PROJECT

Colleen - New 6502 PROCESSOR.

 GEORGE RIEG,
 MIKE ASSAR

 (RON SPRUNGER
 PROJECT LEADER)

WILL MATHYS

JAY MINER, AL MILLER, JOE DECHUR

1. SATISFY ATARI
2. SUPER MACHINE FOR WHOLE COMPANIES
3. UPGRADE, DEFEND 6502 SOCKETS
 180 MIL RANGE,
 (currently 145x159)

POINTS

 WFS COULD USE UPPER BYTE OF
 STACK AS STACK PAGE POINTER.

①

 - PROBABLY JUST MAKE IT ~~AND~~
 MULTIPLE CYCLE INCREMENT ACROSS
 PAGE BOUNDARY.

② NOTE ON Z REGISTER

 PREFER LOAD Z IMMEDIATE
 PUSH Z PULL Z.
 MAYBE TZA, TAZ.

LZP, SZP (LOAD AND STORE YOUR PAGE)

WHAT HAVE THIS?

WRITER

DECHUR

DATE

1/15/78

WITNESS

DATE



GAME OR PROJECT
new PROCESSOR

	A	X	Y		
00	8	8	8	✓	STATUS SUGGESTED COMPROMISE.
01	16	8	8	✓	
10	16	8	16	✓	
11	8	16	16	✓	
100	8	8	16		FITS IN CURRENT STATUS REGISTER.
101					
110					
111	8	16	8		

Should we have
3 16 BIT REGISTERS

How about 3 BIT STATUS REGISTER
LOAD IMMEDIATE, PH, A.

STATE
COUNTER
DONE w/SR!

ADD 3 REGISTERS
INSTEAD OF TWO.

AND 3 BIT ATTACH/DENY REGISTERS

A	ACH			ACL		3
X	XH			XL		2
Y	YH			YL		1
S	SPH			SPC		
PC	PCH			PCL		
Z	Z					

GAME OR PROJECT

Count. - new mpu.

ADD REGISTER SWAPS?

ACL → XH, YH } +
XH, YH → ACL

ACL ↔ ACH. } 1

~~ACL ↔ ACH~~

OR

~~ACH ↔ ACL~~
~~XH ↔ ACL~~
~~YH ↔ ACL~~

~~ACH ↔ ACL~~
~~XH ↔ ACL~~
~~YH ↔ ACL~~

QUESTIONABLE

XH ↔ XL
YH ↔ YL

2 OPCODES

{ DXB, ~~DXB~~
DYB }

DECREMENT
"

XH AND BRANCH
YH AND BRANCH

2

{ MAYBE

LXI
LXI



GAME OR PROJECT

NEW MAN

AUTO INCREMENT, DECREMENT MAY BE
REAL TROUBLE

BECAUSE CROSSING PAGE
BOUNDRIES MAY CAUSE
FATAL PROBLEMS WITHIN
THE OVERLAPPED CYCLES,
AND ADDS EXTRA BUS

ANY, ANY - IMPLIES SIGN EXTENSION,
OF AN 8 BIT TWO'S
COMPLEMENT QUANTITY,

DISCUSSIONS ALL DAY 2 FEB 78

DEFINED RES FINE
OF CODE MAP - 1ST REV.

AGENDA FOR 3 FEB.

1. PRECISE DEFINITION OF ADDRESSING MODES
2. INTERRUPT STRUCTURE
3. PINOUT
4. PROJECT SCHEDULE
5. DOCUMENTATION, HARDWARE AND PROGRAMMING
6. 6509 SIMULATOR
7. CROSS ASSEMBLER.

WRITER

DECUIR

DATE

FEB

WITNESS

DATE

GAME OR PROJECT
6509

IMMEDIATE LOADS

ADC, ADD, SUB, SRC
AND, ORA, EOR, CMP.

LDA
LDX
LDY

2 BYTE OR 3 BYTE
DEPENDENT ON
ATTACHMENT
OF A, X, Y
+ CPU ASSEMBLER.

ZERO PAGE (Z: B2) → REG

INSTRUCTION ALWAYS 2 BYTES
OR (Z: B2) → { 16 BIT AL, XL, YL
(Z: B2+1) → { REG. AH, XH, YL

#1 STD. (Z: B2+YL) → ZP, Y, (ZP, Y)

#2 A ATTACHED { Z: B2+YL } → { 16 BIT
{ Z: B2+YL+1 } → { REG. }
REG.

#3 X ATTACHED. { ~~X~~^Z: B2+YL } → { 16 BIT
{ ~~X~~^Z: B2+YL+1 } → { REG. }
TAKES NEW CYCLE TO ADD CARRY

XH IGNORED, Z ALWAYS USED.



GAME OR PROJECT

6509

ABSOLUTE

3 BYTE

B3, B2 → DATA

REGISTER 8 BITS

B3-B2 → { DATA }
B3+B2 → { DATA }

REGISTER 16 BITS

ABSOLUTE INDEXED, AB, X, AB, Y

~~B3, B2~~

X SHORT 0 + B3 + C : B2 + X

X LONG B3 + XH + C : B2 + XL

(ZP, X)

(Z0 B2 + XL) → ADL } → OPERAND.
(Z0 B2 + XL + 1) → ADH

~~2 BYTE
AB, X
X MARKED~~

ALWAYS TWO BYTES

(ZP), Y

2 BYTE

(Z0 B2) → ADL + YL } → OPERAND.
(Z0 B2 + 1) → ADH + YH + C

(ZP)

2 BYTE

(Z0 B2) → ADL } → OPERAND.
(Z0 B2 + 1) → ADH

GAME OR PROJECT

6509

ASLA, ROR, ROL, ETC.

ALL ACC OPERATIONS ARE
SINGLE OR DOUBLE LENGTH.

NOTE

DO WE NEED DOUBLE

LENGTH ~~AND~~ ~~LENGTH~~
INCREMENT, DECREMENT ASSUME.

CONNECTIONS

IF 8 INTO 16.

LAPAR BYTE BECOMES Φ

TO DO SINGLE CYCLE TRANSFER -
ZND - HIGH ORDER BUS.



GAME OR PROJECT

6509

IDE (I) REQUEST

AN INTERRUPT ACKNOWLEDGE,

$\phi 1$ Clocked SIGNAL. 2 CYCLES

LONG - COINCIDENT WITH

VECTOR FETCH.

IRQ ACKNOWLEDGE =

RES

NMI

IRQ

BRK


BRE

GAME OR PROJECT

ANTIC

DECISION DAY.

NO PARTICULAR REASON



WRITER

McCur

DATE

WITNESS

DATE



GAME OR PROJECT

ANTIC

Summarize REVISIONS
THIS WEEK.

PINOUTS = (2) VSS, VCC

(3) 3.58 IN. ϕ_{OUT} , ϕ_{IN}

(5) \overline{RES} , \overline{NMI} , \overline{HALT} , REF, R/W

(8) DB ϕ - DB7

(16) AB ϕ - AB15

(4) AV ϕ , AV1, AV2, CSYN

(1) LP

39 PINS,

LOGIC AND SIGHT.

DISCONNECT USING COUNTER
FROM REFRESH FUNCTION -
AND HAVE SEPARATE REFRESH COUNTER.

GAME OR PROJECT

ANTIC

VERTICAL CONTROL.

LAST LINE = STANDARD END
 or $\Delta CTR = IR6, S, T$
 or $\Delta CTR = VSCROLL$

FIRST LINE = LAST LINE + 1 DELAY.

$\overline{NMI} =$ LAST LINE AND IR7 AND MODE TIME ENAB

~~CLEAR VSCROLL FLAG~~
 CLEAR START VSCROLL FLAG = $\frac{LAST LINE}{LAST LINE} \cdot DS8 HSYNC$

CLEAR END VSCROLL FLAG = FIRST LINE \cdot RS8 HSYNC.

$I_1 =$ I_1 WINDOW AND FIRST LINE

$I_2, I_3 =$ ^{CONDITIONAL} DELAYS FROM $I_1 \cdot IR5$




LOAD $\Delta =$ IST LINE AND I_2 TIME

RAM WRITE = IST LINE \cdot STROBE FROM 6 PA

GAME OR PROJECT

ANTIC

VERTICAL CONTROL LOGIC



GAME OR PROJECT
ANTIC

REVISED REGISTER FILE

WRITE REGISTERS:

H								X	BASE CHARACTERS	CB
H								X	BASE OBJECTS,	OB
H									DISPLAY LIST COUNTER/LATCH.	
L										

			H SCROLL
			V SCROLL
			CHAR CONTROL <small>BLANK, INVERT.</small>
			MEMORY SCAN CONTROL
			NMI MASKS,
			OBJECT SCAN FINISH/CTRL
			LIGHT PEN CTRL

STROBES		

START VSCROLL
 END VSCROLL
 INSTR. NMI ACK
 VBLANK NMI ACK
 RESET HSYNC
 RESET VSYNC

READ REG

VSYNC CTRL
 LP VERTICAL
 LP HORIZONTAL
 NMI REQUEST
 LIGHT PEN STATE

DMA

L							
H							
L							
H							

MEMORY SCAN
 COUNTER/LATCH "J"
 DISPLAY LIST
 COUNTER LATCH (SAME AS ABOVE)

DISPLAY INSTR REG
 RAM INPUT LATCH.
 POINT SR LATCH.



GAME OR PROJECT

ANTIC

REVISED. ADDRESS TABLES.

	A15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	$\Delta\phi$
REFRESH. *	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ	ϕ	RF6	RF5	RF4	RF3	RF2	RF1	RF0
OBJECTS / 128 MESS. ^(OB) SCAN ^(OB)	OB ₇	OB ₆	OB ₅	OB ₄	OB ₃	OB ₂	$\frac{OB_1}{OB_1}$	HI	H ϕ	OC ₆	OC ₅	OC ₄	OC ₃	OC ₂	OC ₁	OC ϕ
256 SCAN ^(OB) ^(OB)	OB ₇	OB ₆	OB ₅	OB ₄	OB ₃	$\frac{OB_1}{OB_2}$	HI	H ϕ	OC ₇	OC ₆	OC ₅	OC ₄	OC ₃	OC ₂	OC ₁	OC ϕ
MEMORY SCAN	MSL 15	MSL 14	MSL 13	MSL 12	MSC 11	MSC 10	MSC 9	MSC 8	MSC 7	MSC 6	MSC 5	MSC 4	MSC 3	MSC 2	MSC 1	MSC ϕ
CHARACTER ADDRESSES	CB ₇	CB ₆	CB ₅	CB ₄	CB ₃	CB ₂	CB ₁	CH5	CH4	CH3	CH2	CH1	CH ϕ	Δ 2	Δ 1	$\Delta\phi$
70/2	CB ₇	CB ₆	CB ₅	CB ₄	CB ₃	CB ₂	CH6	CH5	CH4	CH3	CH2	CH1	CH ϕ	Δ 2	Δ 1	$\Delta\phi$
70/4	CB ₇	CB ₆	CB ₅	CB ₄	CB ₃	CH7	CH6	CH5	CH4	CH3	CH2	CH1	R/L (65)	Δ 2	Δ 1	$\Delta\phi$
DISPLAY LIST	DL 15	DL 14	DL 13	DL 12	DL 11	DL 10	DLC 9	DLC 8	DLC 7	DLC 6	DLC 5	DLC 4	DLC 3	DLC 2	DLC 1	DLC ϕ

RF = REFRESH COUNTER 7 BITS,

OB = OBJECT BASE LATCH 7 BITS,

OC = OBJECT COUNTER 8 BITS,

MSL = MEMORY SCAN LATCH 4 BITS

MSC = MEMORY SCAN COUNTER 12 BITS

CB = CHARACTER BASE LATCH 7 BITS

CH = RAL = RAM ADDRESS LATCH = CHARACTER LATCH 8 BITS.

 Δ = INSTRUCTION VERTICAL COUNTER BLOCK.

DLC = DISPLAY LIST COUNTER (10 BITS)


DL = DISPLAY LIST LATCH (6 BITS)

GAME OR PROJECT

ANTIC.

LONG CHAT W/ PROGRAMMERS
YESTERDAY

- 1) PRESERVE CURRENT INSTRUCTION STRUCTURE.
- 2) CHANGE CHARACTER FORMAT IN TO CHARACTER TO:



- 3) IDFA FROM HOWARD.

USE CHD BIT IN 2d4

TO INVERT 1 of 2 color bits



GAME OR PROJECT

ANTIC CIA CODES

from discussion w/ GEORGE ON THURSDAY 9 FEB

3 CODES TRANSMITTED TO CIA AT 3.58 MHz RATE

- AVZ, I, P
- ~~000~~ COMPOSITE BLANK / CLEAR 7MHz MODE
- 011
- 001 1 SYNC / TEST (000 → 001)
- 010 CBLANK / SET ~~TO CIA~~ 7MHz MODE

- ~~011~~ BACKGROUND CODE
- 000

- 3.58 MODE — 7MHz MODE.
- 100 ~~AVZ~~ ACOU0 AVI AVP VIDEO.
- 101 ~~AVZ~~ ACOU1 + 1/2 1/2 → 1 COLOR CHECK.
- 110 ~~AVZ~~ ACOU2
- 111 ~~AVZ~~ ACOU3

CODES FOR ANTIC
COLOR LUMINANCE REGISTERS
IN CIA.



GAME OR PROJECT

ANTIC INSTRUCTION DECODING

CODE	DESCRIPTION	VSIZE - 1	DMA RATE	GRAPHICS CTA CODES	SR CLOCK
0000	BACKGROUND N LINES	IRG, S, 4	NA -	BACKGROUND	NA -
0001	JUMP	0	NA -	BACKGROUND	NA -
0010	40 CH UC	8	40	7MHZ PAIRS (INVERTED OR BLANKED)	3.58 MHz x2
0011	40 CH U/LC	10 ₃	40	7MHZ PAIRS (INVERTED OR BLANKED)	3.58 MHz x2
0100	20 CH x 4 color x1	7	60/40	3.58 MHz PAIRS	3.58 MHz x2
0101	" x2 LINES	15	60/40	3.58 MHz PAIRS	3.58 MHz x2
0110	20 CH x 5 color x1	7	40/20	3.58 MHz BITS GATING 2 BITS	3.58 MHz x1
0111	x2 LINES	15	40/20	3.58 MHz BITS GATING 2 BITS	3.58 MHz x1
1000	MM 40 CELL x 4	7	10	3.58 MHz PAIRS	.9 MHz x2
1001	MM 80 CELL x 2	3	10	3.58 MHz BITS	1.8 MHz x1
1010	MM 80 CELL x 4	3	20	3.58 MHz PAIRS	1.8 MHz x2
1011	MM 160 CELL x 2 (x2 LINES)	1	20	3.58 MHz BITS	3.58 MHz x1
1100	MM 160 CELL x 2 (x1 LINE)	0	20	3.58 MHz BITS	3.58 MHz x1
1101	MM 160 CELL x 4 (x2 LINES)	1	40	3.58 MHz PAIRS	3.58 MHz x2
1110	MM 160 CELL x 4 (x1 LINE)	0	40	3.58 MHz PAIRS	3.58 MHz x2
1111	MM 320 CELL x 2 x LINE	0	40	7.16 MHz PAIRS	3.58 x2



GAME OR PROJECT

ANTIC VIDEO ENCODING DETAILS.

CONTINUED FROM PREVIOUS PAGES.

BLCH Δ BLANK CHARACTER ENABLE
INCH Δ INVERT CHARACTER ENABLE

LOGIC EQUATIONS FOR AVZ, AVI, AV ϕ

ALWAYS. ϕ 11 FORCED IN DISPLAY, 000 IN BLANK

AVZ	AVI	AV ϕ
ϕ	ϕ	ϕ
ϕ	ϕ	ϕ
1	$[SR7 \cdot (\overline{CH7 \cdot BLCH}) \oplus (CH7 \cdot INCH)] \cdot \overline{LCINH} \cdot \overline{UCINH}$	$[SR6 \cdot (\overline{CH7 \cdot BLCH}) \oplus (CH7 \cdot INCH)] \cdot \overline{LCINH} \cdot \overline{UCINH}$
1	$[SR7 \cdot (\overline{CH7 \cdot BLCH}) \oplus (CH7 \cdot INCH)] \cdot \overline{LCINH} \cdot \overline{UCINH}$	$[SR6 \cdot (\overline{CH7 \cdot BLCH}) \oplus (CH7 \cdot INCH)] \cdot \overline{LCINH} \cdot \overline{UCINH}$
SR7 + SR6	SR7	SR6 + SR7 · CH ϕ
SR7 + SR6	SR7	SR6 + SR7 · CH ϕ
SR7	SR7 · CH7	SR7 + CH ϕ
SR7	SR7 · CH7	SR7 + CH ϕ
SR7 + SR6	SR7	SR6
SR7	ϕ	ϕ
SR7 + SR6	SR7	SR6
SR7	ϕ	ϕ
SR7	ϕ	ϕ
SR7 + SR6	SR7	SR6
SR7 + SR6	SR7	SR6
1	SR7	SR6

GAME OR PROJECT

ATARI INSTRUCTION DISCODE - ANALYSIS, REDUCTION.

(NOT NECESSARILY MINIMAL)

~~XXXXXXXXXX~~





GAME OR PROJECT

~~ANTIC~~

ANTIC PINOUT

PIN COUNT 16 FEB 78


2	VCC, VSS
3	OSC, ϕ_1, ϕ_2
4	R/W, \overline{HALT} , \overline{NM} , \overline{RES}
8	DB7- ϕ
16	AB15- ϕ
4	CSYN, AU2,1, ϕ
1	REF
1	LP
<hr/>	
39	PINS.

POSSIBILITIES, EXCHANGE ϕ_2 FUNCTION
ON CTA FOR ϕ_1 FUNCTION OF ANTIC.


AD ADDRESS DECODE FOR COREY

~~GAME COUNTER~~

SKETCH. OUTPUT SR CLOCK GENERATOR.



GAME COUNTER FEEDBACK.



WRITER Deane

DATE

WITNESS


DATE

GAME OR PROJECT

ANTIC INSTRUCTION DECODE LOGIC, CONT.

FIRST CUT 6 STATE COUNTER COMMAND PLA

(NOT USED YET)



* QUESTION, SHOULD SEPARATE STORES BE GENERATED FOR:

40 CHARACTER FETCH.	CH6	CHΦ	Δ2Δ1	ΔΦ
20 CHARACTER/S FETCH.	CH5	CHΦ	Δ2Δ1	ΔΦ
20 CHARACTER/4 1ST FETCH.	CH7	CH1	Φ	Δ
20 CHARACTER/4 2ND FETCH.	CH7	CH1	1	Δ

BEING IN 1ST LINE
 40 CHAR
 20/4
 20/5
 M RAM MAP.

+ G0-G6

G5 ↑



GAME OR PROJECT

ANTIC.

FRANCOIS' IDEA.

USE $6\phi - 67$

FOR FETCHING MISSUS & OBJECTS
& INSTRUCTIONS.

6ϕ 61 62 63 64 65 66 67

I_1 MS 01 02 03 04 I_2 I_3

~~MOVE I_1 TO COUNT (2) INSTEAD~~

LOAD I_1 AT HSYNC = 2.

FORGET ABOUT INHIBITING
DMA CYCLES IN #SCROLLING.

ΔI	$\Delta \phi$
ΔI	$\Delta \phi$
.	.
.	.

WRITER

Drew

DATE


10/18/78

WITNESS

DATE

GAME OR PROJECT
 ANTIC. NMI LOGIC.

TWO CONTROVERSIES, AND DECISIONS



OKAYED BY JAY 23 FEB,

WITH COMMENT ABOUT

- 1) MAKING NMI WINDOW ALWAYS SPAN SOME NON HALTED CYCLES - COULD BE WORKER LINE
- 2) THE TWO REQUESTS MAY NOT NEED TO BE SAMPLED. - JUST DEGLITCHING,




GAME OR PROJECT


ANTIC, HORIZONTAL SCROLLING/DISPLAY SIZE

TWO POSSIBLE CONVENTIONS,

USE TWO BITS OF #CONTROL REG TO SPECIFY WIDTH OF MEMORY SCAN SIZE AND MAKE DISPLAY IMAGE THE VARIABLE.



ALTERNATE PROPOSAL. TWO BITS SPECIFY WIDTH OF DISPLAYED DATA WIDTH OF MEMORY SCANNED IS DEPENDANT VARIABLE.



CONSENSUS OF JAY FRANCOIS, HOWARD, SCOTT, LARRY RAPLOW, AND BOB WHITEHEAD ALL PREFER THE 2ND OPTION - HENSE, IT SHALL BE ...

WRITER Deane

DATE

WITNESS

DATE

GAME OR PROJECT

ANTIC

HOT IDEA FROM JAY MINER

JUMP INSTRUCTION

IN HE	XX	X	0001
----------	----	---	------




USE ONE BIT AS A HALT.

MAKES LEAD DISPLAY HST COUNTER

WITH THIS VALUE AND STOP COUNTING
UNTIL NEXT USYNC.

CALLIT WAIT FOR USYNC



SO THAT A 16 BIT TOLERANCE
IN FRONT OF AC IS NOT NECESSARY,

USE DR6



GAME OR PROJECT

CANDY / COLOWAY

~~SUGGESTED~~ DEMO SOFTWARE FOR JAY

1. GAMES
2. BASIC
3. DESKTOP OS
4. 2 ACTION GAMES (EX-1 PLAYER TANK SUPERBUB)
5. INCOME TAX PROSP. (?) (PERSONAL FINANCE)
6. MENU PLANNING
7. DRUMON STATION CARTRIDGE (POINT OF SALE)
8. SUPPORT OF FOLLOWING PERIPHERALS
 - a) PRINTER
 - b) FLOPPY DISK
 - c) CASSETTE
 - d) DORSETT SYSTEM

22 FEB 78

FROM MEMO BY KAPLAN 17 FEB 78

JAY REQUESTS AN

APPLICATIONS NOTE ON

HOW THE ANTEC CAN STAND ALONE.

WRITER JOE DEWINE

DATE


WITNESS

DATE

GAME OR PROJECT
 ANMIC. W/L CASE CHARACTERS,

UPPER/LOWER CASE CHARACTERS. DRB-0 = 0011

ADD A SPECIAL PROGRAM. ~~ADD~~



CONSENSUS W/ FRANCIS IS TO DO THE INHIBITION IN THE OUTPUT PLA, WHERE CH6 AND CH5, ALREADY EXIST.

ZIMMER, SIMPLE TRICK, MOVE WSLNC FUNCTION FROM TIA2 TO ANMIC. AND THEN IMPLEMENT IT WITH THE FACT LINE.
 FRANCIS'S IDEA.



GAME OR PROJECT

ANTIC

~~CANTIC~~ - ~~ANTIC~~

I HAVEN'T WRITTEN MUCH IN THIS NOTEBOOK FOR A WHILE, INSTEAD WORKING ON VILLEMS.

CHANGES TO DOCUMENT IN THE NEXT FEW PAGES:

1. PROPOSED CHANGES TO CHARACTER FORMATS OF ANTIC, (W/ CALCULATIONS)
2. PROPOSED CHANGES TO NMI LOGIC, ESPECIALLY AS IT AFFECTS THE PROPOSED "RESET" BUTTON
3. PROPOSED GUIDE TO BOB BROWN'S ~~RE~~ MUSIC SYNTHESIZER ~~CHIP~~^{SYSTEM}, AND "A1A" CHIP.

1. PROPOSED CHANGES IN CHARACTER FORMATS,

AFTER REEVALUATING THE ANTIC DESIGN W/ ALBAUGH AND STUBBS & COIN-UP, AND REEVALUATING ANTIC COMPETITIVELY W/ RESPECT TO OTHER MACHINES, SPECIFICALLY THE PET, IT BECAME CLEAR THAT THE BLANK LINE AT THE TOP OF EACH LINE OF 40 CHARACTER TYPE DATA IS VIEWED AS A SEVERE LIMITATION IF THIS MODE IS TO BE USED FOR ANYTHING OTHER THAN ALPHA NUMERIC TEXT.

SO... ↓

WRITER DeCuir

DATE 15 MARCH 78

WITNESS

DATE

GAME OR PROJECT

ANTIC CONTINUED

SO - THE ~~THE~~ ISSUE IS RE RAISED ABOUT

WHETHER OR NOT THE MPU CAN TOLERATE
BEING HALTED FOR MOST OF A LINE.

IF ON THE FIRST LINE, THE ANTIC
DMA'S BOTH CHARACTERS AND CHARACTER
~~GRAPHICS~~ GRAPHICS, IT WOULD LOCK OUT
THE MPU, AND ANTIC RAM REFRESH.

THE MPU WOULD BE HELD A MAXIMUM
OF 48+48 CYCLES + 1 REFRESH CYCLE -

$$97 \times \frac{2}{3.571545 \text{ MHz}} = 54.2 \text{ nsec.} = \frac{1}{18450 \text{ Hz}}$$

IF THE DYNAMIC STORAGE MODES IN
THE MPU CAN TOLERATE THAT -
~~WE CAN USE THIS ELEMENT~~ WE CAN
PROCEED TO EXAMINE THE CONSEQUENCES
OF LOST REFRESH CYCLES TO THE DYNAMIC
RAMS.

ORDINARILY, THE ANTIC GENERATES
5 REFRESH CYCLES / HORIZONTAL LINE.
HENCE, THE REFRESH PERIOD FOR 64
ADDRESSES IS:

$$\frac{64}{5} \times \frac{278}{3.571545} = 815 \text{ nsec.} < 1000 \text{ nsec spec.}$$

FOR 4K DYNAMIC RAMS,



GAME OR PROJECT

ANSTIC.

ACTUALLY, A WORST CASE WOULD BE

LINE X	59	60	61	62	63
X+1	0	1	2	3	4
X+2	5	6	7	8	9
	...				
X+11	50	52	53	54	54
X+12	55	57	58	59	59
X+13	60	61	62	63	

$\frac{1}{16} \text{ cycles}$ $\frac{1}{16} \text{ cycles}$
 16 cycles 16 cycles

$$\frac{13 \times 228 - 16}{3.579545}$$

823.57 μ sec.
~~819.11~~ μ sec.

SO FAR, SO GOOD.

BUT, SUPPOSE SOME OF THESE REFRESH CYCLES GET LOST - 4 CYCLES GET LOST EVERY 8TH LINE.

LINE X	59	60	61	62	63
X+1					
X+2	1	2	3	4	5
3	6	7	8	9	10
4	11	12	13	14	15
5	16	17	18	19	20
6	21	22	23	24	25
7	26	27	28	29	30
8	31	32	33	34	35
9					
10	37	38	39	40	41
11	42	43	44	45	46
12	47	48	49	50	51
13	52	53	54	55	56
14	57	58	59	60	61
15	62	63			

ϕ } A FIRST LINE
 } CHARACTER GRAPHICS DATA ONLY.
 3ϕ } A FIRST LINE

$$\frac{15 \times 228 - 3 \times 16}{3.579545} = 942 \mu\text{sec.}$$

STILL SAFE

IF NO V SCROLLING INCREASES THE "FIRST LINE" FREQUENCY.

GAME OR PROJECT

ARCTIC.

A ~~START~~ OR END VSCROLL
 COULD POSSIBLY DELAY
 THE 6TH ADDRESS 4 MORE
 REFRESH WINDOWS, OR -
 CONTINUING THE DIAGRAM FROM p 39

LINE	X+13	52 53 54 55 56	} END VSCROLL FIRSTLINE.
	X+14	57	
	X+15	58 59 60 61 62	
	X+16	(63) L.	

$$\frac{16 \times 228 - 576}{3,57545} = 996,774$$

- JUST CUTS IT!!

NOW, THE ABOVE DISCUSSION PRESUMES
 THAT A FIRST LINE KNOCKS OUT ALL 4
 REFRESHES. IF THE REFRESH WINDOWS
 ARE CHOSEN TO BE IN HORIZONTAL OVERSCAN,
 LESS WOULD BE LOST IF WE WERE NOT IN
48 CHARACTER MODE. - 40 WOULD SAVE 1 OR 2,
37 WOULD SAVE MORE. -

THIS WOULD IMPACT WHICH DECODERS
 ARE CHOSEN FOR REFRESH REQUEST,


GAME OR PROJECT

AN TIC.

THE NEXT FAULT OF THIS DISCUSSION IS TO CHANGE THE "20/4" MODE TO A 40/4 MODE — MUCH MORE LIKE THE 40/2 MODE.

AS REQUESTED BY PLOT MILLER. STAFFE MARRI, JAY MILLER, AND COLNOR.

NOW, A 20/4 CHARACTER




CHARACTER, AND EACH LINE 2 BYTES

HAVE TO BE FETCHED FOR EACH CHARACTER.

THIS COULD BE CHANGED TO THE SAME


FORMAT AS 40/2



GAME OR PROJECT
 ANTIIC, NMI LOGIC.

CHANGES PROPOSED.

(REFERENCE OLD LOGIC, P 32)



ADDITIONALLY, THE VBLANK INTERRUPT IS DISABLED UNTIL THE PROCESSOR ENABLES IT. — BUT ONCE THAT IS DONE — IT STAYS ENABLED.



GAME OR PROJECT

POSSIBLE MUSIC SYNTHESIZER.

DETAILS GIVEN TO BOB BROWN.

SYSTEM:

RICHARD DECKERSON

6502A (SAME AS COURRY)

POKEY AND PPIAS (SAME AS COURRY)

FOR SCANNING KEYS,

OPERATING VARIOUS CONTROLS,

ROMS (SAME AS SPYGLA / COURRY)

FIRMWARE FOR MPU,

→ AIA'S CHIPS - AUDIO IMAGE CHIPS, -
SEE BELOW.

VCO'S

COMPANDING D/A'S.

AIA CHIP, 28 PINS,

28 PINS,

VSS, VCC

2

$\phi 2$, OSC

2

4

~~OSC~~ ~~OSC~~ OSC/5

2

6

~~DATA~~ ~~DATA~~ DATA

8

14

R/W

1

13

A0, A1, A2, CS,

4

19

~~AID~~ AID $\phi 7$

8

27


DAC STROBE

1

28

28 PINS.

8 REGISTERS.




REGISTERS.

READ AND WRITE?

~~DATA~~ - PERMITS - NO READ ADDRESSES.

BLOCK DIAGRAM.



WRITER DECKERSON

DATE 17 MARCH 78, WITNESS

DATE

GAME OR PROJECT
 DEVELOPMENT SYSTEM WAITING FOR CU,

~~CONCEPT~~

INTERMEDIATE DECISIONS

CU DOES Z-Z BOX

BOARDSET, INCLUDING

6502 BOARD, AND


FURNITURE - THE TRACE

MARKUP.

DAY'S GROUP'S JOB IS

THE INTERFACE BETWEEN

THE TWO.



w/3 dummy sockets.

CPU BOARD HAS

ZPIA'S, ZACIAS,

ZKRAM, ZKPRAM.

MULTIPLE CLOCKS SOURCES

HALT AND READY LOGIC, - FULLMATES M6502



GAME OR PROJECT

DEVELOPMENT SYSTEM,

ON CARD, - DOUBLE SIZE 5100 WIRE WRAP CARD.

DB7-0
 AB15-0
 R/W

 Cφ2
 φ0


 DEQ

 NMI

 RES

 HALT

 RDY



ON CABLE.

IN FINAL PRODUCT. ANALOGS ON ATIC.

		POWER BUSES	
2	VSS, VCC		
1	RES	RCUR	FROM EXTERNAL BUS SHOT
1	φ0	RCUR	FROM CTA
3	ANφ, 1, 2	1TL e30pF	TO CTA
1	Cφ0	1TL e30pF	TO MPU.
1	Cφ2	RCUR	FROM MPU - ALSO TO CTA AND
1	NMI	1TL e30pF ?	TO MPU ?
1	HALT	1TL e30pF	TO MPU
1	RDY	1TL e30pF	TO MPU
1	R/W	RCUR	FROM MPU. (WITH CTA, 1 BUFFER) (2 LSTL BUFFERS ON THIS)
16	ABφ-AB15	1TL e30pF	TO MPU, CTA, LSTL BUFFER
8	DBφ-DB7	1TL e30pF	TO MPU, CTA, MOTHER BOARD.
1	RES	6LSTL e	TO 3 RAM CARDS.
1	LP	RCUR	FROM MOTHER BOARD
1	CSYNC	1TL e30pF	NC

WRITER

RCUR

DATE

28 MAR 78

WITNESS


DATE

GAME OR PROJECT


ANOTIC.

SUGGESTED CHANGE.

READ VERTICAL COUNTER.

DISCARD V₈

READ VERTICAL LIGHT AXIS

DISCARD V₈

AGREE W/ FRANCIS & JAY



GAME OR PROJECT

6801

MC 6801 - FAR IN LAYOUT NOW

FARLY SAMPLES JUNE

→ MIDSUMMER MORE LIKELY ESTIMATE FOR SAMPLES

3870

REAL

8018

REAL

6600

DEAD

MC 6801

BUSH

W (RAPID VERSIONS?)

28

BUSH

650X

HISTORY

9940

REAL

SAMPLES MONTH OR TWO BEHIND

INVESTIGATE MC6801 FOR COMPATIBILITY W/ NEW M41

6848P IN PRODUCTION !!!!!

6801 ~ 300mil CHIP FAREY

GAME OR PROJECT

CONCEPT PERIPHERALS.

ROCKWELL 6500/1.

6500 CPU STARTUP CALMA.

2K BYTES ROM
64 BYTES RAM MAPPED INTO

STARBUCK
714-632-3880

00-3F DOUBLE MAPPED
100-13F

I/O IN PAGE ZERO. 80-8F

80 - 8 BIT PORT AN IDENTITY
81 - " "
82 - " "
83 - " "

ALL (6 K) PULLUPS -
WRITE 1'S.

MASKS - REMOVE 8 PULLUPS
AT A TIME.

PAΦ, PAI LINE - EDGE DETECT CUPS,

WRITE
84 } 16 BIT COUNTER UPPER
85 } " " " LOWER
86 READ {
87 {

88 LOAD UPPER LATCH AND DOWN LEAD TO CR

TIMER INTERRUPTS

- LOAD AND COUNT DOWN
- GENERATE EXTERNAL PERIOD.
- COUNT EXTERNAL PERIOD
- COUNT EXTERNAL FREQ



GAME OR PROJECT

CONCEPT ARCHITECTURE

89 CLEAR PA1 STATUS
8A " PA0 "

B }
C } UNUSED
D }
E }

8F CONTROL REGISTER

D0 } CLOCK MODES
D1 }

D2 } PA0 INTERRUPTS

D3 } PA1

D4 } TIMER

D5 } PA0

D6 } PA

D7 } ~~PA~~ TIMER } STATUS

2ND SOURCE
AGREEMENT
W/ SYMATEK

PERSONALITY

BOARD FOR
SYSTEM 65

W/ INCREMENT
EMULATION

~~2ND SOURCE PART~~

D2Q NOT BROUGHT OUT.
CAN USE PA0, PA1.

NMI IS BROUGHT OFF

34
D0

1 FOR CLOCK INPUT (TO ~~CLOCK~~ TIMER)

3 Vcc, VSS
RAM POWER

2 XTAL1, XTAL2

1 RES

40 PINS

2ND 60 ROUND

11 -> 18 or 9

SAMPLING PART
IN 30KS
EMULATOR 64PIN.

GAME OR PROJECT

ME6809 SEMINAR

BOB BURLINGAME from AUSTIN
APPLICATIONS,DANIEL HARWOOD LOCAL MICROPROCESSORS
FIELD APPLICATIONS ENGINEER

HASH PATEL LOCAL FACTORY REP

ERNEST BARBARO. SYSTEMS SALES MGR

COVERED BY NON DISCLOSURE AGREEMENT.

ASK ABOUT HLT FUNCTIONSWANTS COMMENTS ABOUT
WRITEUP AND PRESENTATION.

1. TWO XTAL INPUTS, 4X BUS CLOCK,
or 2X BUS CLOCK
EXTERNAL, INTERNAL (PROGRAMMED BY RESET)
CLOCK ALSO GENERATE ~~AT~~ AT RESET,
DRIVE $\phi 2$ IN. (DEPENDS ON FIRQ
AND IRQ)

\downarrow MASKABLE
FIRQ - LIKE IRQ PC AND STATUS ONLY
SEPERATE VECTORS

RDY INPUT - STOPS $\phi 2$
ON '09 STOPS $\phi 1$ IF GOES LOW
IN $\phi 1$, OR ~~DURING~~ STOPS
DURING $\phi 2$ IF TRANSITIONS DURING $\phi 2$

WRITER 11 APRIL 78 DEQUIN

DATE

WITNESS

DATE



GAME OR PROJECT

MC6809

FAST INPUT

POSTPONE TALKING
DISCUSSION WITH LARRY.

HAS E BIT - SO THAT MACHINE
KNOWS HOW MUCH OF MACHINE
TO RECOVER (STATUS AND PC, OR
WHERE MACHINE)

TWO NEW SOFTWARE INTERRUPTS

SWI2

SWI3

SWI1

SNAPPED BY MICROCOMPUTER
DEVELOPMENT TYPES

SYNCH INSTRUCTION
CAUSES IDLE ~~STATE~~
BA GOES HIGH.
~~RESET IS ONLY~~
OR INTERRUPTS ARE ONLY EXIT.
(EDGE TRIGGER)

NO TSC!!!

~~COULD USE~~

L.I.C OUTPUT. CYCLE BEFORE
OF CODE FETCH.

VECTOR FETCH OUTPUT.


(FOR USE WITH AN INTERRUPT
ENCODER CHIP - IN THE WORKS)

BUSY - FOR LOCKING OUT OTHER CPUs
WHILE DOING READ/WRITE

GAME OR PROJECT

MC6809

PROGRAMMING MODEL



INDEX

or A or B, or D

X, Y, U, S, PC + 5 BIT, 8 BIT, 16 BIT NUMBER
two's complement.

PC ~~8 BIT or 2B~~ 8 or 16 BITS ONLY,

AUTO INCREMENT X, Y, S, U,

U DIFFERENT BECAUSE YOU CAN PUSH OR PULL ANY OR ALL REGISTERS WITH IT
~~INDIRECT ADDRESSING~~
2 BYTES (INSTRUCTION)

MANY 'INDEXED' INSTRUCTIONS ARE ESSENTIALLY 2 BYTE.



GAME OR PROJECT

MC6809

BREADBOARD NOT FINISHED

LOGIC SIMULATION DONE

DEFINITION DONE BY MUKTUNG AND ENGRING /
AND PROGRAMMERS . . .

from 150 nsec.

6809 DESIGNED FOR 90 nsec $\sqrt{f_1}$ to $\sqrt{f_2}$
ADDR BUS

SOME INSTRUCTIONS ARE FASTER.

~~STA USED TO BE SLOWER~~
~~DATA READ~~

TO SAVE THAT ADDRESS SETUP.

THEY SLOWED DOWN THE
DIRECT AND EXTENDED INSTRUCTIONS!!

JUST DONE RECENTLY.

6805 $\times 2-3$ 6800 LESS B AC

CLOCK ON CHIP.

1K ROM.

64 RAM.

16 I/O LINES

1 TIMER.

24 PIN PACKAGE.

OFFSET. ϕ OR 16 BITS.

GAME OR PROJECT

MCG80X

MOTOROLA HAS THE
CAPABILITY TO MODIFY THE
6800 TO HAVE THE
FAST FUNCTION WE NEED
IN A FEW MONTHS.

ADDRESSES ON ANETIC 12 APRIL 78

0	DMACTL	WR
1	CHCTL	WR
2	DH DUSTL	WR
3	DH DUSTH	WR
4	HSCROL	WR
5	VSCROL	WR
6	—	—
7	PMBASE	WR
8	—	WR
9	CHBASE	WR
A	WSYNC	WR
B	VCTR	RD
C	HLP	RD
D	VLP	RD
E	NMIEN	WR
F	NMIST / NMIREG	RD/WR

WRITER

Dean

DATE

WITNESS

DATE



GAME OR PROJECT
KATIE

BILL BRIGGS MURR ASSAR, POSE SPRINGER

JAY MURR DAN SHARAD, STEWART

AL ALCOVE, JOE DECUR

1ST ADD 4 BREAK INSTRUCTIONS (JRS)
CHANGE. BRP. 1, 2, 3, 4

2ND

ALL 8 to 16 BIT TRANSFERS
IGNORE HIGH BYTE

16 to 8 BIT TRANSFERS
IGNORE HIGH BYTE.

TO PROTECT TXS, AND CONSISTENCY

JEQ, JNE MAYBE

EQM MAY GO IN !!! memory to memory !!

JAY JUMP OPPOSED TO LQ SINGLE BYTE !!!

PROPOSAL FOR JQA, CQA + LQ (2 BYTE)

PROPOSAL FOR DOUBLE INCREMENT/DECREMENT.
BY 2, X = X + 2 Y = Y + 2

GAME OR PROJECT

KATIE (CONT)

Z-REGISTER

MIKE STILL LIKES ^{DBZ.} IT.CONMOVESIES ABOUT AUTO INCREMENT
VS PURE INDIRECT.

- BACK TO PURE INDIRECT

WE MIGHT SUBSTITUTE DBX, DBY

JSR 8 BIT RELATIVE
(ABS)

COMPLETES A SET

JMP	ABS	(ABS)	REL16	REL8
JSR	ABS	(ABS)	REL16	REL8

LDP Im LOW PRIORITY

CHANGE TPY → PCY
TP → YPCFOR MULTIPLY,
ELIMINATE LSY ASX

ADD POX, POY

RLX, RLY



GAME OR PROJECT

KATIE (CONT)

ADD 3 LOAD IMMEDIATE HIGH BYTES
(INSTEAD OF SIGN EXTENSION)

8 BIT A ← 16 BIT X → SIGN EXTEND 8
+16 → 16

WRITER

DECIER

DATE

WITNESS

DATE

GAME OR PROJECT

COULSEN. DEVELOPMENT SYSTEMS

FOR CHIP DEVELOPMENT
TWO BIG CARD CAGES.

1) BREAD BOARDS.

14 SLOTS. 144 IC'S / CARD

ANTIC, TIA, POKKY
(PIA)

100 PIN CONNECTORS

AB ϕ -15

DB ϕ -7

R/W

ϕ 2

COMMON SIGNALS
(+VSS, VCC)

2) PROMISED Z2 BOX (BUILT BY GRASS VALLEY)

20+ SLOTS.

100 PIN ϕ 5100 TYPE BUS.

CPU BOARD

ROM, RAM


MONITOR I/O

TRACE BOARD.

PROPOSALS:

TWO STAGES OF DEVELOPMENT

1) CHIP DEVELOPMENT:




GAME OR PROJECT


CONCRETE DEVELOPMENT SYSTEMS

2) CHIPS WORKING.

A)



OR B)



GAME OR PROJECT

COLDFONT, DEVELOPMENT SYSTEM.

DETAILS:

~~SPECIAL SIO~~

COMMON SIGNALS ON BB BACKPLANE:

$\left. \begin{array}{l} \text{AB}\phi - \text{AB15} \\ \text{DB}\phi - \text{DB}\phi 7 \\ \text{RW} \\ \phi 2 \end{array} \right\} \text{FROM CPU CARD}$

SPECIAL SIGNALS.

MAIN BOARD.	CPU	ANTIC	TIA	P.I.A	POKEY
OSC			OSC		
	ϕ_0	ϕ_0	ϕ_0		
	ϕ_2	ϕ_2	ϕ_2	ϕ_2	ϕ_2
RESA, M	<u>RESM</u>	<u>RESA</u>			<u>RESM</u>
	<u>NMI</u>	<u>NMI</u>			
	<u>JRQ</u>				<u>JRQ</u>
	<u>RDY</u>	<u>RDY</u>			
	<u>HALT</u>	<u>HALT</u>			
	ANTIC	<u>ANTIC 1, 2</u>	<u>ANTIC 1, 2</u>		
LP		LP			
LUM ϕ 1, 2		(DEF)?	LUM ϕ 1, 2		
COL, PAL, DEL			COL, PAL, DEL		
CSYNC			CSYNC		
S ϕ -3			S ϕ -3		
T ϕ -3			T ϕ -3		
PA ϕ -7				PA ϕ -7	
PB ϕ -7				PB ϕ -7	
CA2, CB2				CA2, CB2	
SEL ^{SIO} , S01, S10					SEL, S01, S01.5
POT ϕ -7					POT ϕ -7
K ϕ -5, K ϕ 1, 2					K ϕ -5, K ϕ 1, 2
AUDIO.					AUDIO

WRITER JOE DEQUER

DATE 10 APR 80

WITNESS

DATE



GAME OR PROJECT

COLLEEN, DEVELOPMENT SYSTEM.

CPU TO BREAD BOARD INTERCONNECT.

VSS		1
VCC?		2
Φ_0	\leftarrow	3
Φ_2	\rightarrow	4
\overline{RES}	\rightarrow	5
\overline{NM}	\leftarrow	6
\overline{IRQ}	\leftarrow	7
\overline{HALT}	\leftarrow	8
\overline{RDY}	\leftarrow	9
R/W	\rightarrow	10
AB15	\leftrightarrow	11
AB14	:	12
13		13
12		14
11		15
10		16
9		17
8		18
7		19
6		20
5		21
4		22
3		23
2		24
1		25
AB Φ	\leftrightarrow	26
DB Φ	\leftrightarrow	27
6	\leftrightarrow	28
5		29
4		30
3		31
2		32
1		33
DB Φ	\rightarrow	34

32 ACTIVE

8 CONTROL

+ TSC FROM AN TIC
(DERIVED FROM HALT?)

+ ~~SI4~~ SI4
(DERIVED FROM ADDRESSES)

16 ADDRESS

AB CONTROL = TSC

DB CONTROL = SI4 • R/W

8 DATA

WRITER

JOE DECELO

DATE

1/8/81

WITNESS

DATE

GAME OR PROJECT

Z8

Z8,

LAFED OUT.

MASKS BRING MADE

UNDER 200mb \$5

SAMPLING JUNE

PRODUCTION JULY.
1000 units,

Mel Snyder

~~THORSON CO.~~

JOFF WARD

SALES MGR
Z806THORSON
COMPANY

} 64 PIN

} EXTENSION
ROM VERSION2ND SOURCE NEGOTIATIONS
IN PROGRESS . MOSTAK IS ONEZ8 not non disclosure
Z8000 also non disclosure

FASTEN PARTS LATER.

PL/Z DERIVED FROM PASCAL

HARD DISK ~~IN~~ DEVELOPMENT SYSTEM



GAME OR PROJECT

MEETING w/CIRCUIT DESIGNERS RE ELECTRICAL SPECS

VOLTAGE SPECS FOR PINS.

OUTPUT / INPUT 1-0 LEVELS

INPUT 1 IS ~~2.4 VOLTS~~ IS 2.4 VOLTS } from MP SPECS
 derived from
 INPUT ϕ IS 0.4 VOLTS,

LOGIC 1 INPUT IS 2.0 } from SCOT.
 LOGIC ϕ INPUT IS 0.8 } ~~MP SPECS~~

OUTPUT LEVEL 2.4 } from mp. and
 OUTPUT LEVEL 0.4 } SCOT.

SCOT WANTS 2TU NOISE MARGIN

SPECIAL CASE

	$F\phi_0$	CTIA ^{depletion pullup.} \rightarrow ANTIC
	ϕ_0	ANTIC \rightarrow MP4

$F\phi_0$ 2tu, 0.4 output
 20u, 0.8 input

LOWEST LOADS (CHIP TO CHIP)

$F\phi_0$	-	AN ϕ , 1, 2
ϕ_0		RDY
$\overline{NM\overline{E}}$		\overline{HALT}

DATA BUS CHANNEL LENGTH 1000 ~~microns~~ microns ~~side.~~ (25 μ /mil.)

GAME OR PROJECT

CKT DESIGN MEETING

ACTION REQUESTS

1. use NILES
2. output drive SCOTT
3. Timing SCOTT et AL
4. current - SCOTT
5. SYSCKT - SCOTT
6. FAST PD. - SAM
7. LEVELS,
8. ~~SNP~~ SPC - CARL

LIZA LOOP

CONSULTANT OF USES OF
COMPUTERS IN EDUCATION,

"SELF MOTIVATING LEARNING SYSTEMS"

WORKING & TALKING ARE HARDEST.

LEARNING IN WESTERN CULTURE

HOME & FAMILY

SCHOOL CURRICULUM

STREET LEARNING (including Atari games)

VOCATIONAL TRAINING

RECREATION



GAME OR PROJECT

LIZA LOOP

TRADITIONAL SOCIETY



GLOBAL VILLAGE

LIFE LONG LEARNING

FLUID ROLES

UNPREDICTABLE ROLES

LESS THAN ONE GENERATION

MASS MARKET:

EDUCATIONAL

psycho motor development

problem solving techniques

specific content

RECREATION

sports and games

creative arts

(spectative)

media

(reading, music, tv, watching stuff)

(she sees computers being used to
provoke participation)

ATARI PRODUCTS

video games

computer games &
programming

CAI

artistic programming
audio or visual.

NO CLEAR GUIDING LINE BETWEEN WORK AND PLAY.

WRITER

DECUR

DATE
20 APR 78

WITNESS

DATE

GAME OR PROJECT

LIZA LOOP (CONT)

MODERN DILEMMA

PROTESTANT ETHIC VS TECHNOLOGICAL ETHIC

PEOPLE MUST
WORKMACHINES MUST
WORK
PEOPLE MUST PLAY.

WHAT MAKES GAMES INTERESTING

COMPLEXITY, SKILL, THEME

learning acquired thru vocational games has
prevalent valuelearning acquired through play games has
unknown valuecomplex multiplayer games very popular
talked about PLATO - digitized games.

GAME IS EDUCATIONAL IF IT IS A

SAFE AND SIMPLIFIED SIMULATION
OF A
REAL WORLD SITUATION.

GAME OR PROJECT

LIBA LOOP

WHERE TO GO FROM HERE?

- 1) Use game components to systematically enlarge prepackaged game library for recreation.
- 2) Use vocational analysis for marketing prepackaged games to parents and schools
- 3) Develop a Game Writers application language for the home computer using theme-skill-complexity variables

(best books are ones you wish you had written yourself)

LIBA'S DREAMS

USE ATARI TECHNOLOGY TO RECONSTRUCT OR EXISTING FORMAL EDUCATIONAL SYSTEM BY BYPASSING THE SCHOOL AND BRINGING REAL LEARNING HOME.

Current Areas of Study

- 1) Guilford-Meckler structure & intellect theory of mental abilities
- 2) left-right brain structure theory of learning pathways
- 3) Computerized Delivery Systems
 - MIT's Logo
 - Xerox's Smalltalk
 - Hazeltine's Ticrit (MITRE) - (two way cable)
 - CDC's PLATO
 - Natl LIBRARY of medicine's CAI Demo LAB (PILOT LANGUAGE)

WRITER

JOE DEQUIN

DATE

20 APRIL

WITNESS

DATE

GAME OR PROJECT

LIZA LOOP

REFERENCE: DAVID KAUFMAN
TOWARDS A
CYBERNETIC THEATER

CHILDREN WANT TO PUSH BUTTONS

they need time to learn about typewriters

~~how~~ HOW DO WE TAILOR
THIS TO WOMEN?
(SHE IS MORE INTERESTED IN PEOPLE)
ATARI CAN'T DO MUCH

Q: HOW SELF EXPLANATORY ARE THEY?

ANS: NOT - THAT'S WHY THEY FAIL.

LIZA THINKS WE SHOULD DELETE (OR MITIGATE)
FEATURES SO THAT THE RESULT IS
LEARNABLE

'KEYBANGER' PROGRAMME FOR
PRELITERATES OR INCOURTIBLES,

ONLY WANT TO CAUSE A RESPONSE
(CAUSE AND EFFECT)

WRITER David BrownDATE 20 APR 78

WITNESS

DATE



GAME OR PROJECT

LISA LOOP

INITIAL PHASE YOU MANIPULATES MACHINE,
LATER, MACHINE INSTRUCTS,

'KEYBOARD' - PRACTICE CARTRIDGE

MEASUREMENTS ON FLEX CABLES.

ADDRESS BUS DATA,
KIM 6502. LOADED BY KIM BOARD
AND 8197 BUFFERS
WHICH IN TURN DRIVE DEVELOPMENT
SYSTEM AND FLEX CABLES,
FLEX CABLES RECEIVED BY 7407'S.
no termination
7407 OUTPUTS w/ 1K(!?) PULLUPS,

8197'S ~~HAD~~ HAD < 10 nsec rise
time driving bus.
SWITCH WHEN 6502 REVERSES ~ 2 VOLTS.


OF 8197 { FALLING EDGES 110 nsec AFTER $\downarrow \phi 1$
 { RISING EDGES 125 nsec AFTER $\downarrow \phi 1$

10 nsec delay from 8197 DRIVING
CABLE TO 7407 PULLING DOWN
BUS BUS, 2-3 nsec delay on cable.

GAME OR PROJECT
ANTIC CHANGES

-to implement after breadboard comes back.

- 1) return VBLANK NMI to being maskable.
- 2) deleted CSYNC PIN.
- 3) Bring in external NMI PIN
 (RESET BUTTON) (SCHMIDT TRIGGER?)
- 4) STROBE IT WITH NMI WINDOW
 AND A LINE WITHIN VBLANK, LIKE
 SET VSYNC, READ OUT DATA BITS.



GAME OR PROJECT
Colossan

UP TO DATE ADDRESS MAP FOR COLUSSAN/CANDY

COLUSSAN

F	PERSONALITY	F/7	RESIDENT
E	MOUSE	E/6	O/S
D	I/O	D/5	I/O
C	1ST CARTRIDGE	C/4	1ST CARTRIDGE
B		B/3	
A	2ND CARTRIDGE	A/2	↑ RAM EXPANSION.
9		9/1	
8		8/0	↓ 4K RAM
7	16K RAM.		
6			
5			
4			
3	16K RAM.		
2			
1			
0	4K RAM		


QUOTES ~~FROM~~ FROM RAY CASPAR ON SYNATEK

6551	25K	\$5 each
	100K	4.50
6522	25K	4.50
	100K	4.00

GAME OR PROJECT **MOTOROLA 6847 DRUM.**

ERNIE BARBARO. SALES
 DENNIS HARWOOD APPLICATIONS ENGINEER
 SPAN KLATZ MARKETING MGR. IN CONSUMER
 JOE ROY (DESIGNER)
 LE PROGRAM MANAGER, GAMES AND TOYS.

TED JARIS IS HEAD MARKETER
 COMPUTER, FED
 CONSUMER, AUTO, COMMUNICATIONS,



- THEY ARE TRYING HARD TO ~~BE~~ DO COOPERATIVE DESIGN W/ AND FOR CUSTOMERS.

STRENGTHS - SEMI CIRCLES COINCIDENT WITH CHARACTERIS,

THIS IS DOING

^{1K 4'S}
 1200, 600 FOR DISPLAY RAM
 (1K 4'S)

THEY THINK EXTRA COST OF DYNAMICS IS HIGH.

PEL = PICTURE ELEMENT.

THEY USE BIPHASE SHIFT REGISTER TO GET HIGHER DOT RATE



GAME OR PROJECT	JOE ROY	602-244-3716
-----------------	---------	--------------

THEY DO EXTERNAL INDIRECT ADDRESSING
 WITH EXTERNAL PADS NOW,
 WORKING ON ~~A~~ A SEPARATE CHIP
 TO DO THAT.
 32 POSSIBLE OBJECTS,

THEY PUT UP MULTICOLOR DRAM
 JUST LIKE ORIGINAL AMTIC DRAM.

~~"IF GUYS CAME IN"~~

"IF WE CAME IN WITH GOOD
 GAMES YOU GUYS WOULD FEEL THREATENED" ROY

CHIP SET POINTED AT HOME COMPUTER
 \$30 FOR CHIP SET. (NOT COUNTING ROM)

6847 }
 1372 }
 6800 1MHz ALL 5V.
 6821
 2 2114
 7-12 74LS DEVICES

18 CHIPS 78
 5 CHIPS 79

THEY 'RACE THE BEAM' WHEN
 SCROLLING VERTICALLY.

GENERATE HARD RED AND BLUE BY
 PUMPING ~~THE~~ OUT 256x192 BITS IN ALTERNATING
 PATTERNS. CAN'T DISARM BURST

GAME OR PROJECT


VIG DRUM FROM MOTOROLA

4 LUM LEVELS (INCL BLACK)
CORRESPONDS TO TRUE COLOR.

64x5x7 INTERNAL ROM,
(SEE PAGE IN 6847 WRITUP)

2ND SYSTEM - 2 POINTERS INTO RAM,
USING LATCHES AND MUXES.
(NEW CHIP WILL HAVE 1Kx8 DYNAMIC
RAM ON CHIP!)
TO REPLACE

new
chip set.
1979.





GAME OR PROJECT

V06

LIBERT PRF CAPABILITY,

SOFTWARE COUNTER
+ 8 INTERRUPTS,

ABSOLUTE MINIMUM

$3870 + V06 + RAM$

~~$6803 + V06 + RAM$~~

~~3870 + V06 + VDR + 1370~~

"DANGER OF OVERINTEGRATING"

WRITER

JOE DECUR

DATE

1/27/77

WITNESS

DATE

GAME OR PROJECT

DORS FIT

CURRENT TAPE FORMATS.

USE CUTS $\frac{2400/1200 \text{ BAND.}}{\text{TURNS}}$
 BAND RATE 300 BAND

SEE ADDA SPEC WRITTEN BY SIMONE FOR

~~AS~~ New features.

VARY CHARACTER SIZE
 " CHARACTER SET
 " CURSOR MOVE

~~AS~~ MEMORY MAP MODES

SPECIAL GRAPHICS FIELD (W/O OBJECTS)

JAY WOULD PREFER THAT

A UNIVERSAL CONTROL CHARACTER SET ~~AS~~ WILL

ALLOW ALL PARTS OF MACHINE

TO BE USED EVENTUALLY.



GAME OR PROJECT
DORSETT.

(HE'S GOING TO TRY TO DO
CAT WITH A TRS-80)
- TRYING TO ADD AUDIO TO IT.

CHECK ANTIIC VIDEO CODE
LOGIC.

BLANK - TRAN IN VERT,
RATHER THAN IN VERT, AND BLANK

HMS BIG QUESTION, ARE ALL
THE BUSES AND WASTELAS NECESSARY?
(OR SUFFICIENT)

IDEA, USE UNUSED LINES IN
TEXT FIELD (OR PSEUDO LINES IN THE
DISPLAY SPACE) AS LOCATIONS OF CONTROL
'REGISTERS'.

GAME OR PROJECT

Colleen Development System

 EVALUATION / CHARACTERIZATION OF
 BUS INTERFACE
ADDRESS LINES
Z2 → BB
~~UNLOADED~~
 6502 OUTPUT
 TO BB BACKPLANE
~~6502~~
 ↑ = RISING EDGE TO RISING EDGE @ Z2.
 ↓ = FALLING EDGE TO FALLING EDGE @ Z2.

 Φ Z2 → BB ↑ 22nsec. ↓ 36nsec.

CLOCK DELAYS

 Φ_0 OUT ↑ TO Φ_2 IN ↑ 112nsec

 Φ_0 OUT ↓ TO Φ_2 IN ↓ 100nsec

31 MAY 78



GAME OR PROJECT

COLECO SYSTEM.

AFTER SPENDING THE MONTH OF
JUNE DEBUGGING THE FIRST DEVELOPMENT
SYSTEM...

SCHEMATICS:

- CLOCKING CIRCS,
- KEY BOARD,
- COLECO
- CPU BOARD
- RAM BOARD
- CANDY
- PM
- CARTRIDGES,
- OTHER BOARDS IN BOX.

DON'T EXIST.

TIMING DIAGRAMS,

- RAM TIMING
- CLOCKS
- SYSTEM TIMING DIAGRAM

SPSes,

- CHIP PINS, INTO LOWER MANUAL.
- SYSTEM TIMING
- I/O PINS.

DRAWINGS.

- KEYBOARD LAYOUT.
- ASSORTED MECHANICAL.

WRITER

DeCuir

DATE

6/14/78

WITNESS

DATE

GAME OR PROJECT

COURTESY SYSTEM.

CHANGES

1. RAM CARDS. SEE ANNOTATED PRINT.
NEEDS GROUP RESPONSIBLE FOR RAM CARDS,
CHECK ON JUMPERS ON MUX INACT.
2. CHECK RAM TIMING
~~RAM~~ w/ REGARD TO RAM BOARDS
w/ REGARD TO REST OF SYSTEM.
3. REVIEW CLOCK TIMING
w/ RESPECT TO SYSTEM.
4. PIA ADDRESSES,
REVERSE ADDRESS LINES
AS PER MANUAL.
5. SERIAL PORT CHANGES,
~~AS PER~~
SIRQ A, SD,
SIRQ B, SCLK
M60 . ETC.
GND.
6. CHECK PULLUPS AS PER
CHIP PINOUTS IN MANUAL.
7. ADDRESS MAP,
AS PER MANUAL.
8. RESET BUTTON.
9. ~~TOP~~ PIA S3 DRIVERS
COND SPRINGER ULA XROMSTRONS.

WRITER

D. S. S.

DATE

WITNESS

DATE

WR

GAME OR PROJECT

COURSE SYSTEM CHANGES.

10. UP DATE LIGHT PAK STUFF
11. DIRECT VIDEO ?
12. ~~STILL HAVE TEST CONNECTOR IN~~
~~USE~~
 TEST CONNECTOR FOR CANDY, REWIND ?
13. ADD NOTES : ASSIGN MOST OF TIA LINES,
 WHICH LINES GO TO SERIAL PORT.
 8304 VS LS 245
14. PULL SYNC OF CPU BOARD CONNECTOR.
15. UP DATE LSI PINOUT CHANGES OF
 650X, ANTI-C, CTIA
16. UPDATE NOMEX CLATURE.
17. CANDY : PM, ?
 RAM EXPANSION ?
 SERIAL PORT ?
18. RAM CARD CHANGES

GAME OR PROJECT
 Colleen O.S., "COS"?

INTERRUPT HANDLERS
 MODULE INTERFACING
 RESOURCE ALLOCATION
 I/O PROTOCOL
 DEVICE DRIVERS,
 ANTIC DRIVERS,
 KEYBOARD DRIVERS

RAM
 ZP
 CHIP I/O
 PLAYFIELD
 PLAYERS
 SERIAL PORT
 KEYBOARD
 AUDIO
 CONTROLLERS.

GENERAL UTILITIES
 MONITOR COMMANDS,
 SYSTEM EXPANSION
 COLLEEN VS CANDY
 DORSETT

DYNAMIC MEMORY ALLOCATIONS,
 ZP/STACK
 REST OF RAM,

CANDY:

{ 4 9AH D'S

SIDE POWER JACK

13 PIN D


CASSETTE

RF CABLE

CH 2 ~~3~~ ON BACK.

POWER ON/OFF

ROCKERS.



1	V
2	R
3	C
4	J
5	M
6	N
7	S
8	V
9	A
10	A
11	A
12	A
13	A
14	A
15	A
16	A
17	A
18	A
19	A
20	A



GAME OR PROJECT

COLLEEN SYSTEM.

COLLEEN/CANDY PART NUMBERS (LSI)

CPU CO12297-BA
 ANTIK CO12296-BA
 CTIA CO12295-BA
 POKRY CO12294-BA
 PIA CO12298-BA

INSERT
IN SCHEMATICS.

4K RAM CO12299-BA
 16K RAM CO12969-BA
 16K ROM CO12300-BA
 32K ROM CO12400-BA

- 01 AMI
- 02 EA
- 03 SYNTRAK
- 04 MII
- 05 MOTOROLA
- 06 MOS
- 07 GR
- 08 SIO
- 09 MOSTEK
- 10 AMD
- 11 MIC
- 12 ROCKWELL
- 13 WEST. DIG
- 14 ADV. LSI, TECH
- 15 NEC
- 16 SPI
- 17 SUPERTEX
- 18 TI

PART #'S.

CPU		ANTI-K		CTIA		POKRY		PIA		
VSS	RES	VSS	D7	A1	A2	VSS	D2	VSS	CA1	26
RDY	ϕ_2	LP	D6	A ϕ	A3	D3	D1	PA ϕ	CA2	39
ϕ_1	S.O.	ANZ	D5	VSS	A4	D4	D ϕ	PA1	IRQA	38
IRQ	RES ϕ_0	ANI	D4	D3	D4	D5	AND	PA2	IRQB	37
NC	HAUT	AN ϕ	RES	D2	D5	D6	A ϕ	PA3	RES ϕ	36
NMI	nc	RNMI	F ϕ_0	D1	D6	D7	A1	PA4	RS1	35
SYNC	R/W	NMI	ϕ_0	D ϕ	D7	ϕ_2	A2	PA5	RES	34
VCC	D ϕ	HAUT	D3	T ϕ	R/W	P7	A3	PA6	D ϕ	33
A ϕ	D1	REF	D2	T1	CS1	P6	R/W	PA7	D1	32
A1	D2	A3	D1	T2	CS ϕ	P5	CS1	PB ϕ	D2	31
A2	D3	A2	D ϕ	T3	ϕ_2	P4	CS ϕ	PB1	D3	30
A3	D4	A1	A4	S ϕ	F ϕ_0	P3	IRQ	PB2	D4	29
A4	D5	A ϕ	A5	S1	OBC	P2	SOD	PB3	D5	28
A5	D6	R/W	A6	S2	VDD	P1	CLK	PB4	D6	27
A6	D7	RDY	A7	S3	HAUT	P ϕ	CLK	PB5	D7	26
A7	A8	A10	A8	DEL	CSYNC	KR2	KR1	PB6	ϕ_2	25
A8	A9	A11	A9	COL	L ϕ	VDD	SIO	PB7	CS1	24
A9	A13	A12	A15	PAL	L1	K5	K ϕ	CS1	CS2	23
A10	A12	A13	A14	AN ϕ	L2	K4	K1	CS2	CS ϕ	22
A11	VSS	ϕ_2	VDD	ANI	AN2	K3	K2	VCC	R/W	21

WRITER DECUR

DATE

WITNESS

DATE

GAME OR PROJECT

X-Y JOYSTICKS

WADE, DAVE, JERRY, CRAIG, ROY, JOE

TWO PROBLEMS FROM OUR END,

- 1) CHANGE CAPACITOR SIZE OR
ADJUST POT VALUES
TO KEEP IT CENTERABLE
- 2) WHAT DO WE GET ENOUGH
PROTS FOR PROGRAMMING
PURPOSES.

NOTE. I NEED TO CALIBRATE
THE POT VALUES FROM
POKEY

TEST PROCEDURE THAT MOVES A

PLAYER AROUND. - AUTO ZEROING ON RESET.

- ADJUST TO 60° or 90° POTS.

AVERAGING, NOT AVERAGING

CAPACITORS ±5%

SAMPLE BOTH POTS @ 1 LINE.

MOVE CURSOR AND DISPLAY VALUES.

OPTIONS, 60°, 90°

~~USE~~ USE 2ND SET OF ORDINARY
(POTS FOR OFFSET.?)

MULTIPLY, DIVIDE BY ~~2~~

$\times \frac{1}{2}$, $\times 1$, $\times \frac{1}{2}$, $\times 2$

WITH, WITHOUT 2 FRAME FILTERING.

BOUNDARIES, HUSH MARKS.

WRITER

DECUIR

DATE

PASCAL 78

WITNESS

DATE

GAME OR PROJECT

COLUMBIA / CANDY

COUNTING INTERCONNECT AMONG BOARDS.

MOTHER BOARD:

	→ CONTROLS 1-4	9 PIN 'D'	4
	→ CPU BOARD	56 PIN EDGE	5
	→ PM	44 PIN EDGE	6
	→ RAM 1	44 PIN EDGE	7
*	→ RAM 2	44 PIN EDGE	8
*	→ RAM 3	44 PIN EDGE	9
	→ CART 1	24 PIN EDGE	10
*	→ CART 2	24 PIN EDGE	11
	→ KEYBOARD	18 PIN FLEX	12
	→ AUX?		13

S0
 S1 } PANEL
 S2 }
 (S3 BEEPER) NOT ON SLIDBOARD?
 XTMI } PANEL



COMP VIDEO } MODULATOR
 COMP VID - CHROMA }
~~CHROMA~~ CHROMA } DIN JACK
 AUDIO OUT }
 AUDIO IN }
 STRQA }
 STRQB }
 M60 }
 CMD }
 S0D }
 SID }
 OCLK }
 BCLK }
 VBB }
 VSS (2) } POWER
 VCC (2) }
 VDD } VB+?

23+ LINES

GAME OR PROJECT
 CONNECTIONS TO BOT, CANDY, COLDFEN

COLDFEN	CANDY
9VAC	9VAC
RFOUT	RFOUT
DIN OUT	X
SERIAL PORT	SERIAL PORT
CONTROL 1	CONTROL 1
2	2
3	3
4	4
CART 1	CART 1
CART 2	X
RAMS, PM	X

CANDY SSI/MSI




LS02 + LS38
 + LS04? + 2 LS244 ON CPU CARD
 + RAM CARD STUFF

GAME OR PROJECT

COLORMON / CANDY SSI / MST


ALTERNATIVELY

USE 3RD PART LS14



ADD TO COLORMON, LS138, LS245, LS20

2ND LS138 ~~SS~~ S3, 4, 5, 6, 7, 8, 9, 10



WRITER *Decker*

DATE *6/2/81*

WITNESS

DATE

GAME OR PROJECT
COLLEEN / CANDY

PRINTS NEEDED.

#2	D+E	A	#1	COLLEEN	MOTHERBOARD
#1	D		#2	CANDY	MOTHERBOARD
#6	C		#7	COLLEEN	SUPPORT BOARD SIDE
#7	C		#8	CANDY	SUPPORT BOARD SIDE
#3	C+D		#3	CPU/ANTIC/TIM	BOARD
#5	C		#4	RAM	BOARD
#4	C	A	#5	PERSONALITY MODULE	BOARD
			#6	CARTRIDGE	BOARD
#8	C		#7	2716 PM	BOARD, 2716 CART BOARD
			#10	CONTROLLER	A X-Y
			#9	KEYBOARD	B KEYBOARD
					C LIGHTPEN
					D JOYSTICK
					E POTS
					F DRIVING CONTROL.

BT ID

- COLLEEN
- CANDY
- CPU
- RAM
- POMS
- COLLEEN SUPPORT
- CANDY SUPPORT
- KEYBOARD



GAME OR PROJECT

CANDY / COLLEEN PATENT MEETING

- | TOPIC | INVENTOR |
|--|--|
| 1. SERIAL BUS PROTOCOL | SCOTT |
| " | |
| 2. AUDIO | JOE |
| POLY COUNTER AS NOISE GENERATOR | |
| SAMPLED POLY COUNTER | |
| LOOKS LIKE 4 | |
| LOW PASS FILTER | |
| CRUDE HIGH PASS FILTER | |
| 3. PREPROGRAMMED ENCODING CKTS? | GEORGE |
| (ALSO ON SCREEN) | |
| 4. COLLISION CKTS. | |
| ANTIC DISPLAY COMPUTER | ETC. ANYTHING SHOWN MUST BE PATENTED IN THE YEAR |
| (OVERLAPS W/ SEVERAL OTHER DEVICES) | |
| 5. VIDEO SYSTEM? | STEVE |
| 6. ANTIC INSTRUCTION SET. | JOE |
| 7. PLAYER MISSILE DIA. | STEVE |
| 8. FOUR COLOR STAMP MODE. | STEVE |
| 9. DEFENDERS | JOE |
| 10. SCROLLING | VSCROLLING & JOE
AND ZONES
FRANCIS |
| 11. HSCROLLING | |
| 12. MICROPROCESSOR HALT | JAY |
| 13. PAL COLOR DEVIATION LINE | JAY |
| LIFEB QUERTZ TELFFUNKEN
HAS PATENT ON PAL COLOR MODULATION) | |

GAME OR PROJECT

CANDY'S DOCUMENTATION.

NILES, DO YOU NEED COLOR
ADJUST ON CPU CARD

NILES WANTS ADDRESS MAP,

POWER REQUIREMENTS OF
NEW LSI.

POWER ON 4K ROMS,
LINE LIMIT TO BE 100mils.

NILES WANTS TO MOVE
CHIP TO PREVIOUS

CANDY'S ROM IS ON MOTOROLA
BOARD. NO PM.

LOOK INTO OTHER ONE
CHIP DRIVING FOR CANDY.

REVIEW REFRESH TIMING FROM ANTI.

ON CANDY SWITCHES. INMI

LOOK AT CAPACITIVE LOADING,

WHAT HAPPENS IF BUFFERING
IS CHANGED SO THAT OUTPUTS
OF ROM TO THRU UNIDIRECTION
BUFFERS GET RID OF LS245

GAME OR PROJECT

PANES, 20-25 pF / DATA BUS PIN.

LOOKING FOR 1.8K'S

CAN THEY BE BETWEEN

CHIP AND CAPACITORS.

GET RB SCHEMATIC TO

FOR CANDY FROM PAUL

PANES SWITCHES GO ON KEYBOARD
CONNECTOR IN CANDY

CONNECT - W TIME TO BDL.

~~LEAVE~~ LEAVE ON CONNECTOR,

BRING Φ OF THE CARD.

JAY WANTS AN ANALYSIS TO

VERIFY THAT THE PROPOSED UNIDIRECTIONAL

BUFFER SCHEME FOR CANDY DOES

NOT CAUSE ANY TROUBLE, PARTICULARLY

ON SKEW BETWEEN DATA AND CLOCK ON WRITES.

WRITER

DELMOR

DATE

13 JULY 78

WITNESS

DATE

GAME OR PROJECT

COURSN, PERSONALITY MODULE

USE of AM9511 AP4
'ARITHMETIC PROCESSING UNIT'

GREAT DEAL OF TROUBLE,

IT TAKES TO YANK ON RDY FOR
EXTENDED PERIODS. - \rightarrow 500nsec

GAME OR PROJECT

DUMB CASSETTE FREQUENCIES

SPECS

600 BAUD from CH3, CH4 together.

$$\text{CH1 LOGIC 1} = 5326 \text{ Hz} = 8 \times 665.8 \text{ Hz}$$

$$\text{CH2 LOGIC } \phi = 3995 \text{ Hz} = 6 \times 665.8 \text{ Hz}$$

RUNNING CH1 AND CH2 off 64kHz 63.9204

$$F_{\text{OUT}} = \frac{F_{\text{IN}}}{2(\text{ANDF} + 1)}$$

$$\frac{3.58 \text{ MHz} / 2 / 28}{5326} = 6 = 5 + 1$$

$$\frac{3.58 \text{ MHz} / 2 / 28}{3995} = 8 = 7 + 1$$

RUNNING CH3 AND CH4 together off 1.79 MHz

$$F_{\text{OUT}} = \frac{F_{\text{IN}}}{2(\text{ANDF} + 7)}$$

$$\left(\frac{F_{\text{IN}}}{2(\text{ANDF} + 4)} \text{ IF CH4 ONLY} \right)$$

$$1491.47$$

.00032 ERROR

$$(\text{ANDF}_{\text{CH1}} + 1) = \frac{3.579575 \text{ MHz} / 2 / 28}{2(5326)} = 6$$

$$\text{ANDF}_{\text{CH1}} = 5$$

$$(\text{ANDF}_{\text{CH2}} + 1) = \frac{3.579575 \text{ MHz} / 2 / 28}{2(5326)} = 8$$

$$\text{ANDF}_{\text{CH2}} = 7$$

$$\text{ANDF}_{\text{CH3+4}} = \frac{3.579575 / 2}{2(600)} = 1491.47$$

$$\text{ANDF}_{\text{CH3+4}} = 1484$$

WRITER

DECUR

DATE

23 Aug 78

WITNESS

DATE

GAME OR PROJECT

GALLUP STUDY PERSONAL COMPUTERS

774 men, 762 women 18+ yrs done JAN 78

PRINCIPAL FINDINGS

CONSUMER AWARENESS OF COMPUTERS FOR HOME IS LIMITED 32%
 RELATIVELY FEW REPORT ANY FIRST HAND EXPOSURE (32%)
 THOSE AWARE ARE KNOWLEDGEABLE 91% PERSONAL FINANCE
 27% PER HOUSE, 27% KITCHEN, 14% EDUCATION

25% INTERESTED IN GENERAL CONCEPT
 'VERY STRONG' INTEREST <35 YRS 14%, COLLEGE 18%,
 >40 YR 14%, PROFESSIONAL AND BUSINESS 16%

51% OF COMPUTER JOCKS, 19% OF EVERYBODY ELSE
 EDUCATION AND HOME CONTROL MOST ~~USEFUL~~ INTERESTING
 KITCHEN AND GAMES USES INTERESTING

INTEREST IN CONTROL FUNCTIONS HIGHER IN WOMEN, BLUE COLLAR,
 EDUCATION PROGRAMS HIGH IN CONSUMER APPEAL - BUT
 PEOPLE EXAGGERATE THAT INTEREST

FINANCE AND CLERICAL NOT INTERESTING, BUT ARE APPEALING
 GAME PROGRAMS DO NOT STIMULATE MUCH INTEREST
 INTEREST IN PROGRAMS NOT STRICTLY RELATED TO NEEDS

BUT RATHER AVAILABILITY SUGGESTS UTILITY.

32% OF ACCEPTORS WANT TO PROGRAM BADLY, 39% SORT OF, 22% LITTLE
 SELF PROGRAMMINGST AND PREPROGRAMMED³² BOTH INTERESTING (BOTH 18)

YOUNG AND WEALTHY WANT SELF PROGRAMMING
 COMPUTER JOCKS WANT TO PROGRAM, OTHERS PREPROGRAMMED.

MOST INTENSELY INTEREST - MOST DESIRE TO PROGRAM.

AMONG GENERAL ACCEPTORS 2:1 FINANCE AND EDUCATION VS GAMES + KITCHEN
 CONSUMERS UNDERESTIMATE CASSETTE ~~PRICE~~ ^{PRICE} 4:1 MAX AMOUNT

21% OF EVERYONE HAS SOME INTEREST IN BUYING ONE

2% OF EVERYONE STRONG INTEREST

APPEALS TO MEN, YOUNG, WELL OFF

WEST COAST HIGHEST INTEREST, COMPUTER JOCKS

LIKELY BUYERS, YOUNG, WELL OFF, COMPUTER JOCKS

HIGHER AMONG OWNERS OF OTHER ELECTRONIC APPLIANCES

	PROGRAM	PRE PROGRAMMED	BOTH
COMPUTER JOCKS	51	22	22
NO KNOWLEDGE	28	33	18



GAME OR PROJECT

GALLUP STUDY (CONT)

PRICE EXPECTATIONS ~~1000~~ < 500 20%, > 1500 23% ^{MAD ~ 1000}

SOMEBODY, BUDGET > 1000

\$600 ONLY SLIGHTLY MORE INTERESTING THAN \$1000 18% vs 14%
20% @ \$300

22% THINK PRICES WILL FALL A LOT, 41% SOMEWHAT

IBM AND XEROX INSPIRE CONFIDENCE

ALSO SONY, TI, AND RCA

23% EXPECT TO BUY FROM SPECIALTY STORE

AVAILABILITY OF SERVICE DEPARTMENT VERY IMPORTANT 67%

TECHNICAL ADVICE 62%

CASSETTE AVAILABILITY 44%

CLASSROOM INSTRUCTION 35%

PEOPLE ~~WHO~~ WHO HAVE TROUBLE WITH

EXPRESS INTERESTS IN COMPUTERS ARE SOMEWHAT

MORE LIKELY TO EXPRESS INTEREST IN HOME COMPUTERS

EVERYBODY

~~LIVING BUYS~~

16 TASKS	10	9, 8, 7	6, 5, 4	3, 2, 0	1
ALARMS	62	22	7	7	2
EDUCATION ^{MATH LANGUAGE WRITING}	46	29	13	10	2
CONTROL HEATING, AC	44	30	10	15	1
REFERENCE AUTO MAINTENANCE	44	29	12	13	2
SMALL APPLIANCES	35	32	15	16	2
CHECKBOOK BUDGETING	38	29	16	15	2
EDUC. CHILDREN	42	23	10	21	4
FOOD INVENTORY	28	27	19	25	1
APPT CALENDAR	26	28	24	21	1
MAILING LISTS	25	28	24	21	2
CONTROL KITCHEN	26	25	23	24	2
BOARD, CARD, STRATEGY ^{GAMES}	20	25	30	23	2
CALC. CALORIES	17	25	23	32	3
PAST ACTIVE GAMES	16	21	20	36	1
RECEIPTS	10	19	28	34	3
SPORTS STATISTICS	14	18	22	44	2

future
 OTHER USES/FEATURES
 VERBAL INSTRUCTION
 VERBAL RESPONSE
 BUILT INTO TV
 UNLOCK DOORS VERBALLY
 SHUT FROM HOME
 ROOM BY ROOM TEMP CTRL
 ELECTRONIC MUSIC
 PRINTER
 TALK TO OTHER COMPUTERS

WRITER

McClure

DATE

WITNESS

DATE

GAME OR PROJECT

SURVEY (CONT)

ATTITUDES TOWARD	FURNIBODY					(DEGREE OF CONFIDENCE) (AMONG PRODUCT ACCEPTORS)						NAME
	10	9-7	6-4	3-0	5	newer HIGHWAYS	10	8-6	4-2	3-2	3-1	
IBM	49	29	6	+	7	9	49	31	6	1	9	4
XEROX	42	37	6	1	5	9	43	41	5	0	6	5
TI	29	39	7	2	6	17	29	45	5	2	7	12
SONY	26	47	10	3	4	10	26	86	8	2	5	4
RCA	20	46	18	2	6	8	17	55	17	3	6	2
RADIO SHACK	10	31	30	12	8	9	9	35	30	13	10	3
HP	10	16	9	5	8	52	14	17	8	7	8	46
SEARS	9	36	30	9	6	10	8	42	32	9	6	3
LAFAYETTE	6	22	21	7	8	36	6	28	21	7	7	31
PARKER BROS	5	17	29	19	11	19	7	19	31	20	12	11
MICRO BRADLEY	5	16	28	22	11	18	5	17	31	21	13	13
MATEC	5	16	21	24	12	22	6	20	22	22	14	14
HIMMEL	4	25	20	6	13	32	4	30	23	6	14	23
HEATH	4	14	14	7	9	52	4	18	13	7	13	45
ATARI	2	11	9	7	10	61	2	14	8	7	15	54
COMMODORE	1	4	9	9	8	69	1	3	7	9	11	69

APPLE (NOT INCLUDED)

ACCEPTORS

LIKELY BUYERS

↑ PRESENTED ALPHABETICALLY.

ATARI $\frac{2 \times 10 + 11 \times 8 + 5 \times 9 + 2 \times 7}{29} = 3.7$

IBM $\frac{49 \times 10 + 8 \times 29 + 6 \times 5}{49 + 8 + 6} = 8.9 !!$

SEARS $\frac{9 \times 10 + 36 \times 8 + 30 \times 5 + 9 \times 2}{84} = 6.5$

TI $\frac{29 \times 10 + 39 \times 8 + 7 \times 5 + 2 \times 2}{77} = 8.3$

RADIO SHACK $\frac{10 \times 10 + 31 \times 8 + 30 \times 5 + 12 \times 2}{83} = 6.2$

WE EXPECT TO BUY
SOON FROM SEARS
OR RADIO SHACK!!



GAME OR PROJECT

SURVEY (CON'T)

WOMEN REGARD HAND HOLDING (SALES PEOPLE) MORE IMPORTANT
WOMEN MORE INTERESTED IN PRE PROGRAMMING
WOMEN MORE INTERESTED IN PRE PROGRAMMING
WOMEN MORE INTERESTED IN CLASS ROOM INSTRUCTION

STRANGELY, DESPITE ~~THE~~ RELATIVELY LOW INTEREST IN
'GAMES' MOST EVERYBODY BELIEVES THEY
SHOULD BE PUT.

GAME OR PROJECT

NOTES ON ODYSSEY 2. DISSECTION

USES 2 9 PIN D CONNECTORS
for CONTROLS, UNKNOWN PINOUT

LSI INARDS:

8048 CPU.

(64 BITES of RAM)

28 pin

"8244" INTAC CUSTOM
PROBABLY VIDEO CHIP

24 pin

"SCM 67205P"
MOTOROLA PART

SMALL RESISTOR NETWORK.

2(74C175'S) - near keyboard

1 '612230-1'

MOTOROLA PART

MAGNETOT
PART II

1 74LS148

PRIORITY ENCODER

1 74LS32

1 74LS00

1 "612160-3" } from EXAR

30 PIN CARTRIDGE CONNECTOR

MISCELLANEOUS 20 PARTS
UNDER SHIELD

16 PIN FLY TO KEYBOARD

GAME OR PROJECT

GENERAL PURPOSE INTERFACE

1) STEWEE PROPOSAL

~\$100 retail

CHEAP BOX 6500/1 w 5 3+48A DRIVERS.

4800 3AUD RS232

~~16~~ 16 PARALLEL
02 TALKER/45MOR 488
+ 2 3AMP AC ~~RELAYS~~ RELAYS.

2) 4 JOE'S INTERMEDIATE PROPOSAL

~\$150

6504 + 2316 + 6532
+ 3 x 6551

3 HIGH PERFORMANCE RS232

2B) REPLACE 2 6551'S BY

68488 + 4 x 3+48A

3) GENERAL PURPOSE I/O INTERFACE

6502 + 4332 + 2 x 2114 + ANTIPOISE

4 GENERAL PURPOSE SLOTS.

4 TYPES of I/O DEVICES:

RS232 (6551)

6PIB (68488 + 4 x 3+48A + SW. TERMS)


16 LINE DIGITL (6520 + BUFFERS)

16 CHANNEL ADC (MUX + DAC + PIA)

GAME OR PROJECT

12.096 XTAL 90-102 ATARI PART #

PROPOSAL FOR 'STOPS OUT'
HIGH POWER ENTERTAINMENT COMPUTER



[Signature] 5/8/71

BILL GATES , PAUL

300 SAN MATEO NE

SUITE 819

ALBUQUERQUE

~~ALBUQUERQUE~~ N.M.

87108

505-262-1486

MIKE SATEN

KNICKERBOCKER TOYS,

NEW YORK CITY OR MIDDLETOWN, NJ.

212-

PAT HALEY

TI SUPPLY

732-5555

~~PETE~~ ROSENTHAL

2825

MORGAN HOFF, 2776

RICH MORTIMER, x2642

SHOLOM KASS

x2263

~~x1955~~

HAS

6847

RAINS

2799

STUBBS

2766

